

**UFE Series of Front End Power Supplies** 

**Connections Application Note** 

Document Number: Revision: 0C Document Status: Draft, Work in Progress Date: 1/13/2005 Author: Dan Durant

> Artesyn Technologies Confidential and Preliminary Documentation



Revision	ECO#	Date	Description of Change
0A		20040805	Document creation
0B			<ol> <li>Section 1.1: add Present_L signal to connector with explanation in section 1.1.1</li> <li>Add Appendix B, 18 x UFEPS to 1 x system connector example.</li> </ol>
0C		20050113	<ol> <li>Adjust Figure 1.1 to make more sense (rows vs. columns)</li> <li>Change description of PS-IDX I<sup>2</sup>C addressing bits in section 1.1.1</li> </ol>



# **1 UFE Front End Power Supply Connections:**

The UFE series of front-end power supplies (referred to from here on simply as "**UFEPS**") have many useful connections for a system to interface with. However, not all of these connections are necessary for basic operation of the UFEPS. The AC version UFEPS will use Molex part number 87663-7006, with the recommended use of mating connector 87664-8004. Drawings of these connectors are attached in Appendix A.

# 1.1 UFEPS Small Signal Connections Layout, AC and DC Versions

Figure 1.1 details all of the small signal connections that the UFEPS uses by location grid, for the AC version connector. The DC version, while sharing the same pin functions, may not share the same layout. This grid is laid out as viewed from the connector output side of the UFEPS, as in drawing number 87663-7006, page 1.

Column Row 1-6		#2	#3	#4	#5	#6
D	Sense -	Present-L	PS-ID3	GND	I2C-SDA	GND
С	Sense +	GND	PS-ID2	I2C-SCL	GND	Ishare
В	GND	PS-ID0	GND	PS-ID1	GND	DC-OK-L
Α	Short Pin	GND	12V-AUX	GND	I2C-En-H	PS-En

# Figure 1.1: Small Signal Connections Layout, as seem from connector side of <u>UFEPS</u>

#### **1.1.1 Small Signal Connection Definitions**

Multiple ground pins are used to minimize noise and cross talk by ensuring a low impedance common signal return path to the UFEPS. The multiple ground pins also provide ESD protection in addition to the internal pin filters and clamps. Having a low impedance path from these ground signals to chassis ground internally in the UFEPS will help force any ESD directed at any of these signal pins away from those potentially damaging paths to chassis and through a harmless path to chassis. Logic "high" on any of these signal pins is considered to be +5V, and logic "low" is considered to be ground or 0V. These "**Gnd**" Pins should be referenced to chassis ground.

<u>Short Pin = A1</u> - This pin is physically shorter than the rest. The purpose of this is for hot swapping the UFEPS. It is the last pin to engage and the first to disengage. For system connection, the mating pin should be grounded. When this ground signal gets into the supply, it enables the micro controller, which in turn enables the rest of the UFEPS.



<u>12V-AUX = A3</u> – This pin provides an auxiliary voltage of 11.5V +/- 15% capable of sourcing up to 250mA. It is diode or'ed and may be paralleled with the 12V-AUX pin from other UFEPS's to provide additional power and/or redundancy.

<u>**I2C-En-H**</u> = <u>A5</u> – This pin provides indication that the I<sup>2</sup>C communication has been enabled as well as a means for disabling it. At startup, this pin is pulled high internally. If I<sup>2</sup>C functionality is to be disabled for any reason, such as troubleshooting the I<sup>2</sup>C lines, this pin should be pulled down to ground externally.

<u>**PS-En = A6**</u> – This pin provides an enable function for the supply. At startup this pin is pulled high internal to the UFEPS through a 100K resistor to +5V. To enable the UFEPS, this pin should be pulled low. This can be done with a mechanical switch to ground, an open collector transistor to ground, or a CMOS or TTL compatible logic signal. If this feature is not used, the pin can be permanently grounded in the back plane or mating connector.

<u>**PS-ID0**</u> = **B2**, <u>**PS-ID1**</u> = **B4**, <u>**PS-ID2**</u> = <u>**C3**</u>, <u>**PS-ID3**</u> = <u>**D3**</u> – These pins set up the I<sup>2</sup>C addressing that is detailed in the "I<sup>2</sup>C application note". They are pulled high inside the UFEPS to +5V with a 10kOhm resistor and may be grounded externally to change their state to logic low.

**<u>DC-OK-L</u> = <u>B6</u>** – This pin provides an indication that the DC output voltage of the UFEPS, and the 12V-AUX output are both functioning properly. The exact nature of the fault can be determined from the I<sup>2</sup>C system status bits. At startup this pin is pulled high, and as soon as the DC output is enabled and the 12V-AUX voltage is within it's specified range, this pin is pulled low to indicate everything is OK.

<u>Sense + = C1, Sense - = D1</u> – These pins provide remote sensing capabilities for the UFEPS. Connecting these at the system load provides automatic compensation for voltage drops from the output of the UFEPS to the system load. This is designed to compensate for at least 0.5V total supply and return drop depending on the output voltage setting. The remote sense lines should be routed separately in a system back plane, or as twisted pair for best results.

<u>**I2C-SCL**</u> = **C4**, <u>**I2C-SDA**</u> = <u>**D5**</u> – These pins provide the I2C data communication lines to the UFEPS as detailed in the "I<sup>2</sup>C application note".

<u>Ishare = C6</u> – This pin provides a method for a UFEPS to actively current share with other UFEPS's in a system. This pin should be directly connected to all other Ishare pins in a system if active current sharing will be used. For best results, this signal should be routed directly above a ground plane within a system back plane, or as a twisted pair with an adjacent GND pin. Ground potentials between UFEPS's should be minimized. The only way to enable active current sharing is with the use of I2C, as detailed in the "I<sup>2</sup>C application note".

<u>**Present-L**</u> = D2 – This pin provides the capability for determining when a unit is inserted into a system. This pin is pulled low to GND internally in the UFEPS.

UFE Series of Front EndConnections Application Note Rev0C.docPower Supplies1/13/2005Connections Application NotePage 4 of 6Preliminary



### **1.2 UFEPS Power Connections Layout**

Figure 2 details all of the power connections that the UFEPS uses by location grid. This grid is laid out as viewed by facing the output connector from the outside of the UFEPS, as in drawing number 87663-7006, page 1.

Pow Input C	er Alph Connect	Si	gn	al F	Pins	s (2	4)	Power Beta DC Output Connections (4)					
1	2	3	1	2	3	4	5	6	1	2	3	4	
-	2	-	D	D	D	D	D	D			C Out +		
Line	Line	<b>Shc</b>	С	С	С	С	С	С		Ę			
СГ	CL	PEGnd	В	В	В	В	В	В		ן כ			
AC	AC	<b>L</b>	А	А	А	А	А	А	2	ב	Ď		

#### **Figure 2:** Power Connections Layout, as seem from connector side of UFEPS **1.2.1** Power Connection Definitions

<u>AC Line 1, AC Line 2</u> – These are the AC input power connections. The input voltage is nominal 230Vac, high range only. Any connection to these lines should be rated for 15A. These connections are also physically shorter than all of the other power connections, for hot-swap and safety considerations. For more details about input power specifications refer to the "UFE series AC-DC Front Ends" main specification.

**<u>PEGnd</u>** – This is the Protective Earth Ground connection required by safety.

**DC Out -, DC Out +** - These are the main DC output connections. Like the signal "Gnd" of the small signal pins, one of these connections, either "DC Out +" or "DC Out –" should be referenced to chassis ground. The output is capable of either positive or negative polarity.

#### **1.3** Connector Pin\Blade Engagement Sequencing

Connector pin\blade engagement sequencing is used to accommodate hot-swap and safety considerations. In the AC UFEPS connector, there are two different lengths of the power blade connectors, as well as two different lengths for the small signal pins.

#### **1.3.1 Insertion and Desertion sequencing**

Upon insertion into a mating connector, the first connections that are made are the "DC OUT +/-" and the "PEGnd" blades. Next, the "AC Line 1/2" blades make a connection. Third to connect are all of the small signal pins except for the "Short Pin". Finally, the "Short Pin" makes a connection.




For desertion, this order is simply reversed. The "Short Pin" is the first pin to disconnect, followed by the rest of the signal pins, followed by the "AC Line 1/2 " blades, and finally the "PEGnd" and "DC OUT +/-" blades.


## **1.4 Artesyn Designed Chassis Connections**

The Artesyn designed chassis takes care of a few of these small signal pins internally, in order to reduce user required involvement. For complete details on the Artesyn designed chassis and the benefits of using it in a system in conjunction with multiple UFEPS's, refer to the document "**UFEPS Chassis Application Note**" (TBD).

Appendix B also details an example of further reduction from 18 UFEPS's to one single connection for all of the signal pins.




Appendix A: Connector Details




Appendix A: Connector Details

$\backslash$	10		9			8			7		É	i I		5	4	-	3		2		87663	
	PART NUMBER	POWER	' CONFIGL	POWER	-									E OPTIONS	STANDARD SIGNAL	RECESSE	SIGNAL I	⊐IN	PACKA	GING		
		ALPHA #		BETA DC			DIM C		DIME	DIM F		TYPE	E	0M Z ±0,13/,00	5 PIN LENGTH	LENGTH		NDITA				
F	87663-7001	Э	Z4	6	<u>92.71</u> 3.650	8 <u>5.09</u> 3,350	8 <u>3.82</u> 3.300	<u>69.22</u> 2.725	<u>34.29</u> 1.350	<u>12,70</u> ,500	1 <u>7.78</u> 700	LONG CON	TACT	14.12 / .556	6,86/ <b>,</b> 270	5 59/.220	A1		TRA	Y		F
	87663-7002	Э	24	6	<u>92 71</u> 3.650	8 <u>5.09</u> 3.350	8 <u>3.82</u> 3.300	<u>69 22</u> 2.725	<u>34 29</u> 1350	<u>12 70</u> .500	1 <u>7 78</u> .700	LONG CON	ITACT	14,12 / 556	6 66/.270	NL	NIL		TRAY	Y		
	87663-7006	Э	24	4	<u>80,01</u> 3 150	72,39 2,850	71,12 2.800	<u>56,52</u> 2,225	<u>2159</u> 0850	<u>1270</u> 500	<u>17 78</u> 700	LONG CON	ITACT	14.12 / .556	6.86/ 270	NIL	NIL		TRA	Y		
E						L		1								1						E
D																						D
C																						C
В													-			<b>RE R</b> ( <b>F</b> )						B
											91/90/700;	QUALITY SYMBOL		IERAL TOLER LESS SPECIFI MM CES ± :	IED> NTS INCH DIMENS	DESKINUNIT METRIC 10N STYLE 1/IN		<u>- proje</u> AC/DC F	OWER C	ONN I	N CAD ON	
A										ġ	CDRWNENRVITTAP 2004/06/16 CHKD: APPR:	<u> ₩ </u>	<u>3 PLA</u> 2 PLA 1 PLA DRAF	CES ±         :           CES ± 0.25         :           ACE ±         :           ANGULAR ±         :           T WHERE APF         MUST REMA           MUST REMA         :	±         DRAWN BY           ±         BHLOW           ±         CHECKED BY           ±         CHECKED BY           ±         PTLIM           2         APRROVED BY           2         CHECKED BY </td <td>0ATE 2002/11 0ATE 2002/12 0ATE 2002/12 NG CONTAI ED AND SH</td> <td>/27 /03 MATERIA /03 SEE NS NFORM WULD NOT</td> <td>P(AC RIGHT A MOLE NO. TABLE ATION THA</td> <td>)-S-P(DC NGLE, S EX INCO DOCUMENT SD-87 T IS PROPRI WITHOUT WE</td> <td>C) CON CREW RPOR 1663-0 Etary 1</td> <td>IFIG. -MOUNT ATED 13 3 OF 0 MOLEX ERMISSION</td> <td>Ē</td>	0ATE 2002/11 0ATE 2002/12 0ATE 2002/12 NG CONTAI ED AND SH	/27 /03 MATERIA /03 SEE NS NFORM WULD NOT	P(AC RIGHT A MOLE NO. TABLE ATION THA	)-S-P(DC NGLE, S EX INCO DOCUMENT SD-87 T IS PROPRI WITHOUT WE	C) CON CREW RPOR 1663-0 Etary 1	IFIG. -MOUNT ATED 13 3 OF 0 MOLEX ERMISSION	Ē
/	lb_frame_B `ev B1 2000/DB	/01	9			8			7		É			5	4	3	3		2		1	$\mathbf{i}$
										1'					- 4 - 1 -							

Appendix A: Connector Details




Appendix A: Connector Details




Appendix A: Connector Details

	10	9		8	6		7			6			5	4	3	Z	87664	$\neg$
		P-S-P C POWER	ONFIGUR		_							RECE	ESSED POWER P	N				
	PART NUMBER	BETA DC	SIGNAL	POWER ALPHA AE	DM A	DM B	DIM C	Dim D	DIM E	DM F	DMG	LOCA	TION	PACKAGNG				
F	87664-8004	E.	24	4	80.01 3 150	<u>72 39</u> 2.850	<u>7112</u> 2.600	<u>56 52</u> 2 225	<u>2159</u> 0.850	<u>12 70</u> .500	<u>1778</u> 700	A B	2, 3	TRAY				F
E																		E
-																		
D																		D
_																		
c																		c
в																		В
								Γ	06/15		QUALITY	GEI (UN	NERAL TOLER: ILES <u>S SPECIFI</u>			J THIRD ANGLE	REVISE ON CAD ON	ΙLΥ
									PDR.S-000709-00-00 EC NO: S2004-0837 > DRWNEBHLOW 2004/06/15	Z	_	- 4 PL/		<u>INCH</u>		AC/DC POWER		$\left  \right $
									7602 7602 X	DESCR	▼-0	Z PL	ACES ± 0.13 ±	<u>L</u> ORAWN B L VLN RA	.0 2004/06/15	P(A)AC-S-P(I R/A, T	/H.S/M <b>.</b>	
A									5-000 EBH_C		V- 0		ACE ±0,25	3 •	BY DATE NATERIA	NO, IDOCUMEN	ORPORATED	A
										APPR			FT WHERE APP MUST REMAI		SEE	<u>TABLE SD-8</u>	<u>7664-021 з ог</u>	З
	o_frame_B	5					7		A	뿓	<u> </u>	N	VITHIN DIMENSI	ONS INCORPO	RATED AND SHOULD NOT	BE USED WITHOUT I	WRITTEN PERMISSION	Б
/ re	ev B1 2000/DB/01	9		8	,	1	/		I	6			ן ב	4	3	2	1	/

Appendix A: Connector Details



Appendix B: Example Connections Reduction, 18 x UFEPS to Single Conneciton



Appendix B: Example Connections Reduction, 18 x UFEPS to Single Conneciton